Part Number Hot Search : 
TOR014 AT1741S 74HCT40 29LV0 MM5Z75V 2SC4056 H3PMO6DI RG4BC
Product Description
Full Text Search
 

To Download ADSP-21MOD970-510 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  rev. 0 information furnished by analog devices is believed to be accurate and reliable. however, no responsibility is assumed by analog devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. no license is granted by implication or otherwise under any patent or patent rights of analog devices. a ADSP-21MOD970-510 one technology way, p.o. box 9106, norwood, ma 02062-9106, u.s.a. tel: 781/329-4700 world wide web site: http://www.analog.com fax: 781/326-8703 ? analog devices, inc., 1999 multiport internet gateway processor data pump solution features high density implements twelve data pump channels in a single 304-ball pbga package with a 1.45 square inch (961 sq. mm.) footprint customizable solution requires an external, oem-specific device and soft- ware for compression, decompression, error correc- tion, and at command parsing 56 kbps hdlc 64 kbps hdlc data modulations itu v.90 (30 kbpsC56 kbps) k56flex? (30 kbpsC56 kbps) itu-t v.17: 14400 bps itu-t v.29: 9600 bps, 7200 bps itu-t v.27ter: 4800 bps, 2400 bps itu-t v.21 channel 2: 300 bps itu-t v.34: 33600 bpsC2400 bps itu v.32bis: 14400 bpsC7200 bps itu v.32: 9600 bps, 4800 bps itu v.23, itu v.22/v.22bis: 2400, 1200, 600 bps itu v.21: 300 bps, bell 212a: 1200 bps bell 103: 300 bps k56flex is a trademark of rockewell international and lucent technologies. initial/start-up procedures: itu-t v.8, v.8bis v.25 cng detection fax modulations low power 110 mw per channel typical active low power and sleep modes on-chip ds0/ds1 interface full function dma port no external memory required 3.3 v supply fully upgradable ram-based architecture fast download full image in 5 ms high speed 16-bit link bus port provides simple interface between controller and data pump t1 e1 pri xdsl atm port link bus host controller adsp-21mod970 data pump functions v.34/56kbps modem hdlc protocol v.34 annex 12 v.17 fax tone generation host functions call control signaling and switching, multi-dsp control, overlay management, and data transfers ppp packetization t.30 class 1, class 2 framer spo data pump channel 9 + 10 dma lan or internet external controller functions v.42, v.42bis, mnp2-5 at command parser v.110, v.120 spo data pump channel 5 + 6 dma spo data pump channel 1 + 2 dma dma data pump channel 11 + 12 spo dma data pump channel 7 + 8 spo dma data pump channel 3 + 4 spo figure 1. ADSP-21MOD970-510 network access system
rev. 0 ADSP-21MOD970-510 C2C table i. product selection guide number controller dsp product of ports implementation mips package ADSP-21MOD970-510 data pump solution* 12 external to the device. 312 304 pbga designed by the oem. adsp-21mod970-110 integrated modem solution* 6 internal to the device. 312 304 pbga included in the solution. adsp-21mod970-000 device not applicable. 312 304 pbga stand-alone device. note *solution denotes a product offering that includes an adsp-21mod970-000 device and dsp software from adi for the supported func tions. product selection analog devices has developed an entire family of internet gate- way products that support a diverse set of applications. the ADSP-21MOD970-510 is a twelve-channel solution that includes data pump functions and requires an external controller. the adsp-21mod970-110 is a six-channel solution that includes all data pump and controller functions. introduction the ADSP-21MOD970-510 is a complete data pump solution in a single device. its multiport internet gateway processor architec- ture is optimized for implem entation of a twelve-channel, v.34/56 kbps data pump. it combines a highly integrated dsp processor with downloadable software. all data pump functions are implemented on a single 1.45-square-inch device. this package allows the highest port density while achieving the lowest power consumption in a software upgradable platform. the adsp-21mod970 is designed for high density systems such as remote access servers (see figure 1). its high performance dsp core, large on-chip sram, tdm serials port, and 16-bit dma port provide efficient control and data communication with minimal chip count. the modem software provides a number of data modulations, such as v.34, 56 kbps pcm and isdn with a software upgrade path to future standards and new applications, such as voice over network. the controller interface allows system access to modem statistics such as call progress, connect speed and modulation parameters such as retrain count and symbol rate. system architecture communication between the controller processor and the mo- dem processor can be divided into five basic functions: 1. booting the dsp 2. accessing mailbox locations to exchange control information with the modem 3. accessing data through fifos within the modem 4. accessing statistics and telemetry data from the modem 5. loading an image to the dsp upon request from the data pump. all of these functions are achieved through access of the modem processors internal memory by the controller. on-chip sram the adsp-21mod970 processor integrates 960k bytes of on- chip memory. the modem data pump software, as well as data storage, are contained in the on-chip sram. the sram cells are a proprietary design by analog devices. these cells are optimized for high speed digital signal processing and low power consumption. the adsp-21mod970 can be configured dy- namically with software through the 16-bit dma interface. controller operations there are three kinds of controller operations. these are: ? boot loading ? mailbox access ? data fifo access the following sections describe basic modem operations. boot loading the internal program memory (pm) and data memory (dm) of the adsp-21mod970 modem processor can be loaded with modem code and data by a controller processor via the dma bus. the dma port of the modem processor can be used to load code and data into the processors internal memory at any time. the first requirement for loading code and data involves boot loading the modem processor after reset. data pump state machine modulator ecsm lap-m transmit decompression at parser external controller control sequencer ADSP-21MOD970-510 data pump dsm lap-m receive compression hdlc transmit hdlc receive demodulator msm figure 2. system architecture
rev. 0 ADSP-21MOD970-510 C3C modem code and data are provided in the form of an execut- able image file. the image file consists of multiple modules of code and data. the image file is divided up into 8k word pages. boot loading the modem processor involves loading some of these pages of information into the internal program and data memories of the modem processor. during modem operation, the modem processor will make a request to the controller for additional code and/or data. the controller should respond by loading additional pages from the image file. each page of the image file contains a header, which details: ? the type of memory (pm or dm) ? starting download address ? image file page number the controller can locate the required page by parsing the header of the image file and looking at the memory type and page value. the format of the image file is detailed in adsp-21mod970- 510 api guide. the controller loads the internal memory of the modem processor with various 8k word pages at various times during the modems operation. starting at the download address, all subsequent memory loca- tions must be loaded with either the value from the image file, or zero. after power is applied to the modem processor and the pro- cessor is properly reset, it is ready to be boot loaded. the controller boot loads the modem processor by extracting the appropriate pages from the image file and loading the program and data memory of the modem processor via the dma port. table ii shows the image file pages that are to be loaded at reset into either pm or dm, along with the destination overlay page within the modem processors memory. table ii. memory map usage image file modem overlay memory page page pm startup a 0 dm startup a 0 pm startup b 4 dm startup b 4 pm resampling filters 5 dm state machine 5 pm os nonpaged section address 0x0000C0x1fff dm os nonpaged section address 0x2000C0x3fdf this loads the start-up code (overlay page 0 for modem a and overlay page 4 for modem b ) and the rate converter filters into pm overlay page 5. dm overlay page 5 is used by the modem code for digital echo canceller buffers and state machine tables. one-half of the page is reserved for modem a and the other half is for modem b . code and data loaded into the nonpaged area of memory is common to all modulations. when pm address 0x0000 is loaded, the dsp starts execution. figure 3 illustrates how the program memory overlay pages are used for the two modems called application a and application b . 0x0000 0x1fff 8k 3 24-bit 0x2000 0x3fff pmovly = 0 8k 3 24-bit shell (os) vcore (agc, alterations, bit processing, bit correlation, echo cancellation, equalizer, timing recovery, up-converter, mapper, data converter, viterbi) hdlc and v.14 library (fifo utilities, crc, fft, pll, sin, div, rotate, fir) application a (any one of v.34, v.32/bis, 56k, v.22/bis, isdn, etc.) application b resampling filters program memory pmovly = 4 8k 3 24-bit pmovly = 5 8k 3 24-bit figure 3. program memory overlay pages in order for the controller to locate the appropriate image file pages properly, it will need to parse the image file for pm (@pa) or dm (@da) header characters. the controller then needs to parse the next 24-bit value and check bits 13 through 23 for the page number. if the page number encountered is the image file page number required, the controller can begin transferring the data that follows. in the case of a boot load after reset, pm address 0x0000 must be loaded last. if the page number en- countered is not the image file page number required, the con- troller should proceed to check the next section header. mailbox access once the modem processor has been boot loaded and is run- ning, the controller can communicate with the modem proces- sor via a set of mailbox registers, internal memory locations of the modem processor. mailboxes are small, fixed memory blocks used to communicate commands and results between the mod- ules of the modem and the external host/controller. the exter- nal host/controller is also interchangeably referred to as the sequencer . the modem is also interchangeably referred to as the data pump state machine (dpsm). mailbox description there is a mailbox for controller (sequencer)-to-dsp modem communications (seq_dpsm) and a mailbox for dpsm modem- to-controller communications (dpsm_seq). the mailbox actually represents a set of locations. there are sixteen consecu- tive locations to each mailbox. the first location is used for the command; the remaining locations hold optional arguments. the starting addresses of the mailboxes within the modem processors internal memory are referred to symbolically. the actual address may change from one software revision to the next. to find the memory address, you will need to extract the information from the symbol table supplied with the modem software. the symbols to look for are seq_dpsm and dpsm_seq. in addition, there is a mailbox for error control (v.42, mnp?) to bit processing (hdlc) communications (ec_bp) and a mailbox for bit processing (hdlc) to error control (v.42, mnp) communications (bp_ec). the controller writes commands and indications in the seq_dpsm mailbox locations and the dpsm clears (sets to zero) the mailbox to acknowledge receipt. this is also true in the reverse order for the dpsm_seq mailbox locations. refer to the api documentation supplied with the modem software for the most accurate list of modem commands. mnp is a trademark of compaq computer corporation.
rev. 0 ADSP-21MOD970-510 C4C table iii. modem commandsmodem-to-controller modem-to-controller commands dpsm_seq_i_need_code dpsm_seq_i_connected dpsm_seq_i_failed_connect dpsm_seq_i_flags_found dpsm_seq_i_fft_results dpsm_seq_i_fth_flags_done dpsm_seq_c_lost_carrier dpsm_seq_i_end_of_rcv_data dpsm_seq_i_end_of_transmission dpsm_seq_i_drain_done dpsm_seq_i_fft_complete dpsm_seq_i_flags_found dpsm_seq_i_found_cng dpsm_seq_i_ced_done dpsm_seq_i_ready_to_xmt dpsm_seq_i_ready_to_drain dpsm_seq_i_dtmf_report table iv. modem commandscontroller-to-modem controller-to-modem commands seq_dpsm_c_abort seq_dpsm_c_disconnect seq_dpsm_c_get_energy_ranges seq_dpsm_c_v110_call seq_dpsm_c_v110_answer seq_dpsm_c_v8_answer seq_dpsm_c_dtmf_answer seq_dpsm_c_v8_call seq_dpsm_c_t30_call seq_dpsm_c_frh seq_dpsm_c_fth seq_dpsm_c_v29_trnsonly seq_dpsm_c_v29_rcvonly seq_dpsm_c_v27_trnsonly seq_dpsm_c_v27_rcvonly seq_dpsm_c_v17_rcvonly seq_dpsm_c_r_v17_rcvonly seq_dpsm_c_r_v17_trnsonly seq_dpsm_c_v17_trnsonly seq_dpsm_c_done_load_image seq_dpsm_i_etx the recipient clears the mailbox by writing a 0 to the mailbox. the sender should check that the mailbox contains a 0 before writing to it. when a 0 value is written into the mailbox, it acts as an indicator that the previous command has been processed. length in words read word pointer read bit pointer write word pointer write bit pointer fifo base address length in words read word pointer read bit pointer write word pointer write bit pointer fifo base address control word fifo for transmit (downstream) data tx write idx tx read idx ec tx fifo fifodb transmit (downstream) fifo buffer receive (upstream) fifo buffer controller writes transmit (downstream) fifo transmit (downstream) fifo information receive (upstream) fifo information control word fifo for receive (upstream) data controller reads receive (upstream) fifo tx write idx tx read idx ec rx fifo figure 4. data interface structures
rev. 0 ADSP-21MOD970-510 C5C data fifo access the modem has two general sets of fifos that support com- munications between the modem and the controller. the first set are the data fifos, which hold the actual data that has been received or is to be sent by the modem. the second set contains control word fifos. control word fifos used to communi- cate information such as number of bytes transferred and the mode used to transfer data, for example v.14 or hdlc. all fifos are accessed with the use of pointers. a read pointer is used when information needs to be read from the fifo and a write pointer is used when information is to be written into the fifo. after the read or write operation is completed, the pointer must be updated. the read pointer should always point to the location containing the next value to be read. the write pointer should always point to the next empty location to be written. when the read pointer and the write pointer point to the same location (read pointer = write pointer), the fifo is considered to be empty. since the data fifos are implemented as circular buffers, the controller must make sure that when it updates the read pointer and the write pointer, it appropriately wraps the pointer back around to the start of the buffer when the bottom of the buffer is reached. this can be accomplished by checking the number of locations remaining until the end of the buffer. if the number of transfers is less than this value, all words can be transf erred as one block without worrying about address wraparound. if the number of transfers is larger, then the controller will need to break up the transfer into two blocks. the first transfer will go until the end of the buffer is reached. the buffer will then reset the pointer to the start of the buffer to start a new dma transfer and transfer the second block. data fifos there are two data fifos used for communication between the controller and the modem. one fifo is used for data that is to be transmitted by the modem. the controller writes data into this fifo and the modem reads data from this fifo. a second fifo is used for data that has been received by the modem. the modem writes data into this fifo and the controller reads data from this fifo. the read pointer for the data fifo is only updated by the component, either controller or modem, that reads from the fifo. the write pointer is updated with the same rule. data format the fifos reside in the internal data memory of the modem processor and are 16 bits wide. two bytes are packed into each fifo location. bytes are loaded into the fifo in the high byte position first, followed by the low byte position. also, each byte is written in a bit-reversed fashion. for example, the data word 0x abcd must first be byte-swapped so that the first byte is in the high byte position (cd ab = 11001101 10101011). then, each byte is bit reversed (10110011 11010101 = b3 d5). if an odd number of bytes is used, the high byte position will hold the last byte and the lower byte position will hold an undefined value. all operations on fifos process a full word (16 bits) of data at a time. fifo table the data fifos are accessed by the controller using four pieces of information: ? the fifo starting address ? the write pointer value, offset into the fifo ? the read pointer value, offset into the fifo ? the fifo length this information is contained in a table. the table is symboli- cally referenced with the symbol *-_. the symbol table provided with the modem software specifies the actual memory address of fifodb_. the first 12 locations of the fifodb_ table contain information about the transmit buffer (first six locations of table) and the receive buffer (next six locations of table). table v. fifodb_ table buffer location transmit buffer fifo information locations 0C5 of the fifodb structure receive buffer fifo information locations 6C11 of the fifodb structure the six values in the fifodb table are shown below. only four of the six locations are used by the controller: ? length in words ? read word pointer ? read bit pointer ? write word pointer write bit pointer ? fifo base address control word fifos two control word fifos are used to hold information about the data fifo transfers. control word fifos are circular buff- ers nine locations long, which will hold the most recent nine control words. the control word is a 16-bit value with the bit field definitions listed on table vi: table vi. control word fifos bit definitions bits definition bit [13:12] control word type (partial frame, end of frame, abort) 00 partial frame 01 end of frame 10 abort from peer modem 11 abort from dsp, due to bad crc or no data fifo space available bit [11] reserved set to 0 bits [10:9] mode (v.14, hdlc) 00 v.14 asynchronous communications mode 01 hdlc/v.42 mode 10 raw mode (pure bitstream) 11 modified v.14 (with multiple stop bits) bits [8:0] length of frame in bytes
rev. 0 ADSP-21MOD970-510 C6C when the controller reads data from the receive data fifo in v.42 mode, the last two bytes will be a 16-bit crc value and can be ignored by the controller. the crc bytes need to be read by the controller, but the actual values can be ignored. it is important for the controller to read in these bytes in order to maintain the read and write pointers of the data fifo. the control word fifos are accessed with the use of a read pointer and a write pointer. there are three pieces of informa- tion about each of the two control word fifos: ? fifo starting address ? read pointer value ? write pointer value these pieces of information are stored in locations of the mo- dem processors internal data memory. the address values are referenced symbolically. the symbol table supplied with the modem software can be used to find the absolute addresses of these memory locations. the symbols are as follows. table vii. control word fifo for transmit data fifo name description ec_tx_fifo base address of the control word fifo for data from the controller to the modem. tx_read_idx address of the read index for the transmit control word fifo. tx_write_idx address of the write index for the transmit control word fifo. table viii. control word fifo for receive data fifo name description ec_rx_fifo base address of the control word fifo for data from the modem to the controller. rx_read_idx address of the read index for the receive control word fifo. rx_write_idx address of the write index for the receive control word fifo. after the controller completes a buffer write to the transmit data fifo it must update the transmit control word fifo with in- formation about the transfer. this includes the number of bytes written to the data buffer, the mode, and information about whether or not the buffer represents the end of a frame. the modem can then read the control word to obtain informa- tion about the transfer. the controller must write the data into the data fifo before it writes to the control fifo. before the controller begins a buffer read from the receive data fifo, it must read the receive control word fifo to get infor- mation about the transfer. this includes the number of bytes available to be read from the data buffer, the mode and informa- tion about whether or not the buffer represented the end of a frame. the modem will have written these values into the con- trol word fifo after it wrote the received data values into the receive data buffer. the controller must read the control fifo before reading the data fifo. control word versus data fifos control word fifos do not use the fifodb_ structure. instead, the control word fifos are directly indexed by the symbol name. control word fifos use an index instead of a pointer to access the control words contained in the fifo. overall data buffer read/write process the controller should use the following processes to write or read data: ? transmit data buffer write ? receive data buffer read transmit data buffer write the transmit buffer is a circular buffer in the internal memory of the modem processor. the controller writes to this buffer and updates the write pointer while the modem reads from this buffer and updates the read pointer. entries 0-5 in the fifodb_ table represent the transmit data buffer. the four values used by the controller are: table ix. fifodb_ table description fifodb_ entries description fifodb_+0 transmit fifo length fifodb_+1 transmit fifo read pointer fifodb_+3 transmit fifo write pointer fifodb_+5 transmit fifo buffer address the controller uses the read pointer, write pointer, and length value to determine if there is space in the fifo. the controller updates the write pointer once it has finished adding data to the fifo. the transmit data fifo is implemented as a circular buffer. the controller needs to calculate if the data transfer is going to cause the fifo to wrap around and adjust the write pointer accordingly. the controller also needs to update the control word fifo. the controller updates the control word fifo by writing a control word to the address calculated by adding the address repre- sented by the symbol ec_tx_fifo plus the offset value repre- sented by the symbol tx_write_idx. table x. bit definitions bits definition bit [13] abort indication (1 = abort) bit [12] end of frame indication (1 = end of frame) bit [11] reserved set to 0 bits [10:9] mode (v.14, hdlc) 00 v.14 asynchronous communications mode 10 hdlc/v.42 mode 01 raw mode (pure bitstream) 11 modified v.14 (with multiple stop bits) bits [8:0] length of frame in bytes
rev. 0 ADSP-21MOD970-510 C7C receive data buffer read the receive buffer is a circular buffer in the internal memory of the modem processor. the controller reads from this buffer and updates the read pointer, while the modem writes to this buffer and updates the write pointer. entries 6C11 in the fifodb_ table represent the receive data buffer. the four values used by the controller are: table xi. fifodb_ table description fifodb_ entries description fifodb_+6 receive fifo length fifodb_+7 receive fifo read pointer fifodb_+10 receive fifo write pointer fifodb_+11 receive fifo buffer address the controller must first read the control word fifo so that the receive buffer can determine how many bytes need to be read. the controller adds the value of the address represented by the symbol ec_rx _fifo to the offset value represented by the symbol rx_read_idx. this resulting address is used to read the fifo control word. the format for this 16-bit control word is as follows: table xii. bit definitions bits definition bit [12] end of frame flag (1 = end of frame) bit [11] voice activity detection flag 0 silence frame 1 voice frame bits [10:9] mode (v.14, hdlc) 00 v.14 asynchronous communications mode 10 hdlc/v.42 mode 01 raw mode (pure bitstream) 11 modified v.14 (with multiple stop bits) bits [8:0] length of frame in bytes the controller needs to update the receive read pointer in the fifodb_ and the rx_read_idx in the control word fifo when it has finished reading in the data. the receive data fifo is implemented as a circular buffer. the read pointer, length value, and buffer address entries in the fifodb_ are used by the controller to calculate when the data wraps around in the buffer. telemetry fifo a real time data acquisition mechanism has been built into the data pump, which is designed to simplify the debugging process. this mechanism involves the use of fifo to collect statistics on modem operations while the modem is running. this fifo is called the telemetry fifo. when the modem software is built by analog devices at the factory, a set of statistics is called out to be collected periodi- cally. this can be changed by analog devices and used as a debugging tool. if the user includes the capability to collect data from the telemetry fifo in the controller, the design will be easier to debug. data management functions the ADSP-21MOD970-510 enables users to monitor modem data management functions, including the following: ? channel round trip delay estimate in either milliseconds or samples. ? information regarding what modulation is currently active (v8, v.22, v.32, v.34, k56flex, v.90). ? call progress status (not connected data mode, rate renego- tiation, retrain) ? equalizer mean square error estimation as a measure of re- ceived signal quality. ? digital pad information (v.90 and k56flex). ? robbed bit signaling (rbs) frame information. ? current transmit and receive data rates. ? input and output level. serial ports the adsp-21mod970 processor incorporates two complete synchronous, double-buffered serial ports for serial communica- tions. the serial ports interface directly to a time-division multi- plexed (tdm) 1544 kbps (t1) or 2048 kbps (e1) serial stream, to an 8k sample/s data stream, or to an 8-bit companded (64 kb/s) data stream (ds0). the serial ports operate under modem soft- ware control. serial telco pcm tdm data stream architecture the serial telco pcm tdm data stream architecture, shown in figure 5, is the most common architecture. in this architecture, the data pump pool may have a local telco interface that pro- vides a serial tdm data stream of telco pcm data to the dsp through the dsps serial port. up to 24/32 dsps can be con- nected, through the serial port, to a 24/32 channel serial tdm data stream. note: the controller and host can be configured in either a single machine, as shown in figure 5, or two separate ones. adsp-21mod970 telco pcm i/f host memory i/f dma port serial port controller adsp-21mod970 adsp-21mod970 adsp-21mod970 figure 5. serial telco pcm tdm data stream architecture
rev. 0 C8C c3636C2.5C7/99 printed in u.s.a. ADSP-21MOD970-510 com interface at parser control sequencer ADSP-21MOD970-510 hardware pri / t1 board data compression error control dsp fifo interface dsp control interface dsp download management priboard configuration priboard call management figure 6. development platform block diagram outline dimensions dimensions shown in inches and (mm). ordering guide to receive a copy of the digital modem software license agreement, contact analog devices at (781) 461-3881. package part number description processor clock mhz description ADSP-21MOD970-510 312 mips dsp with modem software unit license 26.0 304-ball pbga related documents ? adsp-21mod970 multiport internet gateway processor technical data. 304-plastic ball grid array (bp-304) 0.048 (1.22) 0.046 (1.17) 0.044 (1.12) seating plane 0.008 (0.20) max detail a 0.035 (0.90) 0.030 (0.75) 0.024 (0.60) ball diameter 0.024 (0.62) 0.022 (0.56) 0.020 (0.50) 0.028 (0.70) 0.024 (0.60) 0.020 (0.50) detail a 0.100 (2.54) 0.092 (2.33) 0.083 (2.12) 1.224 (31.10) 1.220 (31.00) sq 1.217 (30.90) 1.051 (26.70) 1.037 (26.35) sq 1.024 (26.00) top view 0.050 (1.27) bsc 1.104 (28.04) 1.100 (27.94) 1.096 (27.84) 0.050 (1.27) bsc bottom view a b c d e f g h j k l m n p r t u v w y aa ab ac 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 1.104 (28.04) 1.100 (27.94) 1.096 (27.84) note 1. the actual position of the ball grid is within 0.012 (0.30) of the ideal position relative to the package edges. 2. the actual position of each ball is within 0.004 (0.10) of its ideal position relative to the ball grid. 3. center figures are typical unless otherwise noted.


▲Up To Search▲   

 
Price & Availability of ADSP-21MOD970-510

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X